Modeling systems via register machines for the verification of weak memory models

# Elli Anastasiadi <sup>1,2</sup> <u>Samuel Grahn</u> <sup>1</sup>

<sup>1</sup>Department of Information Technology, Uppsala University, Sweden firstname.lastname@it.uu.se

<sup>2</sup>Department of Computer Science, Aalborg University, Denmark firstname.lastname@mail.dk

#### November 2024



UPPSALA UNIVERSITET



# 2 Modeling

## **3** Conclusion



ntroduction	Modeling	Conclusion	References
	00000000000	00	00
Neak Memory	Models		

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

# Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

# Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM?

# Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM? Undecidable in general[1]

# Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM?

Undecidable in general[1]

Simplify the model!

Conclusion

References

#### **Register Machines**

Assume a set  $\Theta$  of threads, a set  $\mathcal{V}$  of variables, and a set Regs of registers, the values of which range over some domain  $\mathcal{D}$ .

Conclusion

### **Register Machines**

Assume a set  $\Theta$  of threads, a set  $\mathcal{V}$  of variables, and a set Regs of registers, the values of which range over some domain  $\mathcal{D}$ .

# Definition (Operation)

- (W, θ, x, a) Thread θ writes to variable x, storing the value in register a.
- $(R, \theta, x, a)$  Thread  $\theta$  reads from the variable x, and gets the value stored in register a.
- a := b The value of register b is copied into register a.

Conclusion

References

### **Register Machines**

Assume a set  $\Theta$  of threads, a set  $\mathcal{V}$  of variables, and a set Regs of registers, the values of which range over some domain  $\mathcal{D}$ .

# Definition (Operation)

- (W, θ, x, a) Thread θ writes to variable x, storing the value in register a.
- (R, θ, x, a) Thread θ reads from the variable x, and gets the value stored in register a.
- a := b The value of register *b* is copied into register *a*.

## Definition (Register Machine)

A register machine  $\mathcal{M}$  is a tuple  $\langle Q, q_{\texttt{init}}, \Delta \rangle$ , where Q is the (finite) set of states,  $q_{\texttt{init}} \in Q$  is the initial state, and  $\Delta$  is the finite set of transitions, where each  $t \in \Delta$  is of the form  $\langle q, \circ, q' \rangle$  where  $q, q' \in Q$  are states and  $\circ$  is an operation.

Introduction	Modeling	Conclusion	References
000●0	00000000000	00	00
Example:	Instantaneous visibility		









## **3** Conclusion



Modeling ○●○○○○○○○○○○○ Conclusion

References 00



Modeling 0000000000000 Conclusion

References

## Thread-local Memory



Writes are instantly visible to all threads!

Modeling 00●000000000

Conclusion

References

 $(\mathsf{R} \lor \mathsf{W}, \theta, x, a_{\theta}) + (\mathsf{R} \lor \mathsf{W}, \phi, x, a_{\phi})$ q

Modeling 00●000000000

Conclusion

References



Modeling 0000000000000 Conclusion

References



Modeling 00000000000000 Conclusion

References

## Thread-local Memory



Solution: Encode information about whether a written value has been passed to shared memory.

Introd	

Modeling 000●000000000 Conclusion

References 00



Introd	

Modeling 000●00000000

Conclusion

References



Conclusion

References 00



Introd	

Modeling 000●00000000

Conclusion

References



Introd	

Modeling 000●00000000 Conclusion

References









When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.



When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

• Writes that are not immediately visible to all threads (e.g. TSO write- or load buffer semantics)



When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

- Writes that are not immediately visible to all threads (e.g. TSO write- or load buffer semantics)
- Delays due to traveling time in distributed systems (e.g. message queues)





- Write: Append to own buffer
- Read: Rightmost occurrence in own buffer, otherwise memory





- Write: Append to own buffer
- Read: Rightmost occurrence in own buffer, otherwise memory





- Write: Append to own buffer
- Read: Rightmost occurrence in own buffer, otherwise memory

 Introduction
 Modeling
 Conclusion
 References

 TSO-style Store Buffers
 Vision
 Vision
 Vision



- Write: Append to own buffer
- Read: Rightmost occurrence in own buffer, otherwise memory





- Write: Append to own buffer
- Read: Rightmost occurrence in own buffer, otherwise memory

Introd	

Modeling 000000●00000 Conclusion

References

#### **TSO-style Store Buffers**

## Encoding TSO-style store buffers buffers as register machines

Introduction 00000	Modeling 00000000000	Conclusion 00	References 00
TSO-style Store Buffers			
Encoding TSO-st	yle store buffers bı	ıffers as register mach	nines

• Variables: *x*, *y*, *z*, ...

Introduction 00000	Modeling ○○○○○●○○○○○	Conclusion 00	References 00
TSO-style Stor	e Buffers		
Encoding T	SO-style store buffers bu	ıffers as register macl	nines
<ul> <li>Variabl</li> </ul>	es: <i>x</i> , <i>y</i> , <i>z</i> ,		
<ul> <li>Buffers</li> </ul>	$: B^{ heta}, B^{\phi}, \dots$		

Introduction	

Conclusion

References

## **TSO-style Store Buffers**

## Encoding TSO-style store buffers buffers as register machines

- Variables: x, y, z, ...
- Buffers:  $B^{\theta}, B^{\phi}, \dots$
- Registers:  $x_{mem}, y_{mem}, \ldots, B_1^{\theta}, \ldots, B_n^{\theta}, B_1^{\phi}, \ldots$

Introd	uction
0000	
0000	0

Conclusion

References

# TSO-style Store Buffers

Encoding TSO-style store buffers buffers as register machines

- Variables: *x*, *y*, *z*, . . .
- Buffers:  $B^{\theta}, B^{\phi}, \dots$
- Registers:  $x_{mem}, y_{mem}, \ldots, B_1^{\theta}, \ldots, B_n^{\theta}, B_1^{\phi}, \ldots$

 $(\mathsf{R}, t, x, x_{mem})$ 



Introd	
0000	

Conclusion

References

## **TSO-style Store Buffers**

Encoding TSO-style store buffers buffers as register machines

- Variables: *x*, *y*, *z*, . . .
- Buffers:  $B^{\theta}, B^{\phi}, \dots$
- Registers:  $x_{mem}, y_{mem}, \ldots, B_1^{\theta}, \ldots, B_n^{\theta}, B_1^{\phi}, \ldots$

 $(\mathsf{R}, t, x, x_{mem})$ 



Modeling 0000000000000 Conclusion

References

## **TSO-style Store Buffers**



Introd	
0000	

Conclusion

References 00

## **TSO-style Store Buffers**



Introduction	Modeling	Conclusion	References
00000	०००००००००	00	00
TSO-style Sto	re Buffers: Read/Write		



Introduction	Modeling	Conclusion	References
00000	○○○○○○○○○○	00	00
TSO-style Stor	e Buffers: Read/Write		

 $\begin{array}{l} \big(\mathsf{R}, \theta, x, B_1^\theta\big) + \\ \big(\mathsf{R}, \theta, y, B_2^\theta\big) + \\ \big(\mathsf{R}, \phi, y, B_1^\phi\big) + \\ \big(\mathsf{R}, \phi, x, x_{mem}\big) \end{array}$ 



Introduction	Modeling	Conclusion	References
00000	oooooooooooo	00	00
TSO-style Store Buf	fers: Read/Write		

$$\begin{split} & \left( \mathsf{R}, \theta, x, B_1^\theta \right) + \\ & \left( \mathsf{R}, \theta, y, B_2^\theta \right) + \\ & \left( \mathsf{R}, \phi, y, B_1^\phi \right) + \\ & \left( \mathsf{R}, \phi, x, x_{mem} \right) \end{split}$$



Introduction	Modeling	Conclusion	References
00000	ooooooooooooo	00	00
TSO-style Store Buf	fers: Read/Write		



Introduction	Modeling	Conclusion	References
00000	०००००००००●०	00	00
TSO-style Store But	fers: Handling message		



Introduction	Modeling	Conclusion	References
00000	ooooooooooooo	00	00
TSO-style Store B	Buffers: Handling messa	age	

$$(xy, y) - x_{mem} := B_1^{\theta} \blacktriangleright (q_1)$$





Modeling ○○○○○○○○○○●○

Conclusion

References 00

# TSO-style Store Buffers: Handling message

$$(y, y) \leftarrow B_{n-1}^{\theta} := B_n^{\theta} - (q_n)$$

$$B_i^{\theta} := B_{i+1}^{\theta}$$

$$B_1^{\theta} := B_2^{\theta}$$

$$B_1^{\theta} := B_2^{\theta}$$

$$(xy, y) - x_{mem} := B_1^{\theta} \leftarrow (q_1)$$

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q'.



A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q'.

• If the buffers are empty in *q*, we *only* have the "nondeterministic copies" available from *q*.



A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q'.

- If the buffers are empty in *q*, we *only* have the "nondeterministic copies" available from *q*.
- Otherwise, we have a dummy transition  $q \xrightarrow{a:=a} q'$ .



# 2 Modeling







We model buffers as part of the state. Two weaknesses:

We model buffers as part of the state. Two weaknesses:

Requires bounded buffer sizes and thread counts – usually the case in real systems!

We model buffers as part of the state. Two weaknesses:

- Requires bounded buffer sizes and thread counts usually the case in real systems!
- **2** Exponential growth (state explosion) not ideal, but OK.

We model buffers as part of the state. Two weaknesses:

- Requires bounded buffer sizes and thread counts usually the case in real systems!
- Section 2 (State explosion) not ideal, but OK.

**However:** We have decidability for more memory models, and we can still model useful systems!

- 1 Introduction
- **2** Modeling
- **3** Conclusion



#### References

- [1] Ahmed Bouajjani, Constantin Enea, Rachid Guerraoui, and Jad Hamza.
  - On verifying causal consistency.

In Giuseppe Castagna and Andrew D. Gordon, editors, Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages, POPL 2017, Paris, France, January 18-20, 2017, pages 626–638. ACM, 2017.